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Abstract – Capture safety has become a major concern in 
at-speed scan testing since strong power supply noise 
caused by excessive launch switching activity (LSA) at 
transition launching in an at-speed test cycle often results in 
severe timing-failure-induced yield loss. Recently, a basic 
RM (rescue-&-mask) test generation scheme was proposed 
for guaranteeing capture safety rather than merely reducing 
LSA to some extent. This paper extends the basic RM 
scheme to broadcast-scan-based test compression by 
uniquely solving two test-compression-induced problems, 
namely (1) input X-bit insufficiency (i.e., fewer input X-bits 
are available for LSA reduction due to test compression) 
and (2) output X-bit impact (i.e., output X-bits may reduce 
fault coverage due to test response compaction). This leads 
to the broadcast-RM (broadcast-scan-based rescue-&-
mask) test generation scheme. Evaluations on large 
benchmark circuits and an industrial circuit of about 1M 
gates clearly demonstrate that this novel scheme can indeed 
guarantee capture safety in at-speed scan testing with 
broadcast-scan-based test compression while minimizing its 
impact on both test quality and test costs. 
Keywords – test generation; test compression; test power; 
at-speed scan testing; power supply noise; capture safety. 
I. INTRODUCTION 
Timing-related defects have become a major cause of 
failing integrated circuits (ICs) due to shrinking feature 
sizes, decreasing supply voltages, and increasing clock 
frequencies. As a result, in order to achieve sufficient IC 
quality, it has become mandatory to conduct delay testing, 
usually in the form of at-speed scan testing. However, with 
ever-growing circuit sizes, at-speed scan testing is being 
severely challenged by three problems, namely low test 
quality, high test cost, and excessive test power [1]. 
The problem of low test quality, mainly due to 
insufficient testing of small-delay defects, can be mitigated 
by timing-aware ATPG [2]. The problem of high test costs, 
due to ever-increasing test vector count, can be tackled with 
test compression [3]. The problem of excessive test power, 
due to non-functional switching characteristics in scan 
testing, can be addressed by low-power testing [4]. However, 
timing-aware ATPG usually causes test data inflation and 
increases test power impact. Therefore, test compression 
needs to be combined with low-power testing to achieve 
high test quality with low test costs and safe test power. 
Due to its importance as stated above, low-power test 
compression has been intensively studied over the years [5], 
resulting in numerous solutions based on low-power design 
for testability (DFT) and/or low-power test generation on 
top of a code-based, a linear-decompression-based, or a 
broadcast-scan-based test compression scheme. 
It is noteworthy that the purpose of low-power testing is 
not for reducing test power to some extent but for achieving 
test power safety, i.e., making at-speed scan testing safe 
with regard to test power [6]. In the launch-on-capture 
(LOC) based at-speed scan testing, test power safety 
includes shift safety and capture safety as shown in Fig. 1. 
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Fig. 1.  Test power safety issues in LOC-based at-speed scan testing. 
Generally, it is relatively easy to achieve shift safety. 
This is because circuit / clock change in shift mode has no 
impact on ATPG, CPU time, test vector count, and fault 
coverage. This fact makes it possible to apply effective and 
predictable low-power DFT techniques, such as scan chain 
segmentation [7], to bring shift switching activity (SSA), 
and thus shift power, down to a safe level. 
Compared with shift safety, capture safety is highly 
elusive. Capture power of concern in LOC-based at-speed 
scan testing is due to launch switching activity (LSA) that 
is caused by test stimulus launching at the beginning of the 
at-speed test cycle T. As illustrated in Fig.1, the first 
capture C1 may cause excessive LSA, lead to IR-drop in the 
power supply network (PSN), increase path delay, and 
finally result in timing failures at the second capture C2. 
Since circuit / clock change in capture mode may severely 
impact ATPG, CPU time, test vector count, and fault 
coverage, it is preferable to use low-power test generation 
for reducing capture power [4]. However, although many 
techniques have been proposed for reducing LSA, most of 
them cannot guarantee that capture power be reduced under 
a safe level. This is, capture safety may not be achieved 
even though capture power is reduced to some extent. 
Recently, we proposed a basic RM (rescue-&-mask 
based) test generation scheme [8] for guaranteeing capture 
safety. The key idea is to employ a two-phase ATPG by 
targeting at the real cause of any capture safety problem, 
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i.e., the excessive LSA in the neighboring areas around long 
sensitized paths under a test vector. The rescue phase is to 
reduce excessive LSA in the neighboring areas of long 
sensitized paths in a focused manner (instead of unfocused 
global reduction), and the mask phase is to exclude from 
use in fault detection the uncertain test response at the 
endpoint of any long sensitized path that still has excessive 
LSA in its neighboring area after the rescue phase is 
executed. This way, the basic RM scheme guarantees 
capture safety with minimum impact on test quality and test 
costs. However, the major limitation of the basic RM 
scheme is its incompatibility with test compression.  
This paper extends the basic RM scheme to broadcast-
scan-based test compression [3], which is one of the test 
compression technologies widely used in the industry [9, 
10]. The resulting broadcast-RM (broadcast-scan-based 
rescue-&-mask) test generation scheme features novel 
solutions to two test-compression-induced problems: (1) 
input X-bit insufficiency (i.e., fewer input X-bits are 
available for LSA reduction due to test compression) and 
(2) output X-bit impact (i.e., output X-bits may reduce fault 
coverage due to test response compaction). Evaluations on 
large benchmark circuits and an industrial circuit of about 
1M gates demonstrate that the broadcast-RM test generation 
scheme can indeed guarantee capture safety in at-speed scan 
testing with broadcast-scan-based test compression while 
minimizing its impact on test quality and test costs. 
The rest of the paper is organized as follows: Sect. II 
describes the background. Sect. III shows the general flow 
of the broadcast-RM scheme, and Sect. IV presents the 
details of three techniques for tackling the two test-
compression-induced problems stated above. Sect. V shows 
evaluation results, and Sect. VI concludes the paper. 
II. BACKGROUND 
A. LSP-Based Capture Safety Checking 
The basic RM scheme [8] and the broadcast-RM scheme 
to be proposed in this paper both judge the capture safety of 
a test vector based on the following definitions [8]: 
Definition 1: A long sensitized path (LSP) for a test vector 
V is a path that is sensitized by V and whose length is longer 
than a threshold (e.g., 80% of the structurally longest path). 
Obviously, only such LSPs are susceptive to the impact 
of LSA in their neighboring areas as defined below: 
Definition 2: The aggressor region of a gate G, denoted by 
AR(G), is composed of aggressor cells (gates and FFs) 
whose transitions strongly impact the supply voltage of G. 
AR(G) can be readily identified by using layout and 
power supply network (PSN) design information [11]. In 
the most simplest form, AR(G) can be obtained by 
identifying gates that share a power via with the gate G. 
Definition 3: The impact area of P, denoted by IA(P), 
consists of the aggressor regions of all on-path gates (G1, 
G2, . . ., Gn) of P. That is, IA(P) =  AR(G1) ∪ AR(G2) ∪ . . . ∪ 
AR(Gn), as illustrated in Fig. 2. 
Definition 4: An LSP P is said to be a risky path under a 
test vector V if (1) P is sensitized by V and (2) the LSA in 










Fig. 2.  Impact area. 
Definition 5: A test vector V is said to be risky if V has at 
least one risky LSP. 
B. Basic RM Test Generation Scheme 
Fig. 3 illustrates the basic RM test generation scheme [8]. 
A test cube C1 (with Xs) is generated and then turned into a 
test vector V1 (without Xs) by fault-detection-oriented X-
filling (e.g., random-fill for high test quality and small vector 
count). Conventional ATPG ends here, but the basic RM 
scheme continues with two more phases as follows: 
• Rescue Phase: LSP-based capture safety checking () is 
conducted to identify all risky paths under V1. Here, 
suppose that Pa and Pb are risky paths. Then, impact-X-bit 
restoring () identifies those bits in V1 that are originally 
X-bits in C1 (before X-filling) and can reach the impact 
areas of Pa and Pb, and turns them back into X-bits (called 
impact-X-bits) to create a new test cube C2. After that, 
focused low-LSA X-filling () is conducted to turn C2 into 
V2 with reduced LSA in the impact areas of Pa and Pb. This 
way, some risky paths may be rescued into safe paths. 
• Mask Phase: LSP-based capture safety checking () is 
conducted again. Here, suppose that Pa is found to be safe 
now due to the rescue phase but Pb is found to be still risky 
under V2. In this case, uncertain-test-response masking 
() is conducted to place an X at the endpoint (FF input) of 
Pb in the test response to V2. This makes the uncertain value 
observed by the FF to be ignored in test response 
comparison, thus avoiding yield loss. Note that this 
masking needs no additional circuitry. Also note that faults 
that originally detected by V2 before masking but become 
undetected after masking will be targeted in subsequent test 
















































































Fig. 3.  Basic RM test generation scheme. 
It is clear that the basic RM scheme guarantees capture 
safety by the mask phase. In addition, the recue phase helps 
reduce test vector count inflation. This way, capture safety 
can be achieved in an effective and efficient manner. 
C. Broadcast-Scan-Based Test Compression 
Fig. 4 (a) illustrates a sample circuit with broadcast-scan- 
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based test compression [10]. It has 4 internal scan chains of 
length 3 but only 2 external scan input/output pins. This gap 
is bridged by a broadcaster for input and a compacter for 
output. A broadcaster (compactor) is a combinational block 
for space expansion (space compaction). For test generation, 
the sample circuit is represented by a single combinational 
model shown in Fig. 4 (b). Note that ATPG directly 
generates external test stimuli (test cubes or test vectors) 































































(b) Circuit model for test generation 
Fig. 4.  Broadcast-scan-based test compression. 
D. Test-Compression-Induced Problems 
Although the basic RM test generation scheme is highly 
effective in non-test-compression environments, it suffers 
from two test-compression-induced problems as follows: 
 Problem-1 (Input X-bit Insufficiency): The broadcaster 
forces severe constraints onto input X-bits in an external 
test cube, reducing their capability for reducing LSA. As a 
result, the rescue phase in the basic RM-based scheme 
becomes less effective and causes more uncertain-test-
responses to be masked and more additional test vectors to 
be generated, resulting in test data inflation. 
 Problem-2 (Output X-bit Impact): The compactor makes 
masked internal uncertain-test-response bits interfere with 
other internal output bits, resulting in fault coverage loss at 
external output bits. As in Problem-1, this will lead to more 
additional test vectors, resulting in test data inflation. 
This paper extends the basic RM scheme into a test-
compression-compatible low-power test generation scheme, 
called the broadcast-RM (broadcast-scan-based rescue-&-
mask) scheme, with novel solutions to the two problems 
induced by broadcast-scan-based test compression. 
III. BROADCAST-RM TEST GENERATION SCHEME 
Fig. 5 shows the broadcast-RM test generation scheme. It 
is similar to the basic RM scheme [8] but employs three 
novel techniques (,,) for solving the unique problems 
induced by broadcast-scan-based test compression.  
Conventional ATPG consists of procedures A to E. First, 
an initial fault list is generated (A). Then, a partially-
specified external test cube C1 is generated by detecting a 
primary fault and conducting subsequent dynamic 
compaction (B). After that, fault-detection-oriented X-
filling is conducted, turning C1 into a fully-specified external 
test vector V1 (C). Random-fill is often used for this purpose 
since its fortuitous detection capability significantly 
improves test quality through unmodeled-defect detection 
and reduces test costs through smaller test data volume. 
Finally, the fault list is updated by fault simulation (D), and 
the termination condition is checked (E). 
Conventional ATPG is enhanced to guarantee capture 
safety in broadcast-scan-based test compression by adding 
two phases (Rescue and Mask that consist of  to ), 
which is similar to the ones shown in Fig. 3. The differences 
are, instead of using impact-X-bit restoring (), focused 
low-LSA X-filling (), and uncertain-test-response masking 
() as in the basic RM scheme, the broadcast-RM scheme 
uses broadcast-aware impact-X-bit restoring (), broadcast-
aware focused low-LSA X-filling (), and compaction-
aware uncertain-test-response masking (), respectively. 
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Fig. 5.  Broadcast-RM test generation scheme. 
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Note that broadcast-aware impact-X-bit restoring () 
and broadcast-aware focused low-LSA X-filling () are for 
solving Problem-1 (Sect. II. D), while compaction-aware 
uncertain-test-response masking () is for solving 
Problem-2 (Sect. II. D). The details of these techniques will 
be described in the next section. 
IV. INDIVIUAL TECHNIQUES 
A. Broadcast-Aware Impact-X-Bit Restoring 
As shown in Fig. 5, the broadcast-RM test generation 
scheme starts from deterministically generating a partially-
specified external test cube C1 in B and then randomly X-
filling it into a fully-specified external test vector V1 in C. 
Suppose that the sets of faults detected by C1 and V1 are 
F(C1) and F(V1), respectively. Generally, F(V1) > F(C1) due 
to fortuitous detection in C. In Phase-I, LSP-based capture 
safety checking () is conducted for V1. As defined in Sect. 
II A, if some LSPs of V1 have excessive LSA in their 
impact areas, those LSPs are risky paths and V1 is risky. In 
this case, X-filling-based rescue will be conducted for V1. 
For this purpose, broadcast-aware impact-X-bit restoring 
() is first conducted to turn V1 into a new external test 
cube C2, which must satisfy the following two conditions: 
 Condition-1: Preserve deterministic detection capability 
obtained in C by guaranteeing F(C2) ≥ F(C1).  
 Condition-2: Each X-bit in C2 must be able to reach the 
impact area of at least one risky path of V1. 
Note that for Condition-1, F(V1) > F(C2) may occur, but 
faults detected by V1 but undetected by C2 will be detected 
in subsequent test generation runs, thus avoiding fault 
coverage loss. Also note that Condition-2 enables focused 
low-LSA X-filling () for effectively reducing excessive 
LSA in the impact areas of risky paths in a pinpoint manner. 
Impact-X-bit restoring () in the basic RM scheme 
without test compression is simple and straightforward as 
illustrated in Fig. 3. However, broadcast-aware impact-X-
bit restoring () is more complex due to the existence of 
the broadcaster. The detailed procedure for this technique is 



















































































Fig. 6.  Broadcast-aware impact-X-restoring. 
In the example of Fig. 6, C1 = <X1 1 1 X4 0 X6> is a 
partially-specified external test cube generated in B as 
shown in Fig. 5. Logic values at external input bits eib2, eib3, 
and eib5 in C1 are deterministically generated for detecting 
targeted faults, while the other external input bits eib1, eib4, 
and eib6 in C1 are X-bits, denoted by X1, X4, and X6, 
respectively. These X-bits are filled by a fault-detection-
oriented X-filling method (e.g., random-fill) in C as shown 
in Fig. 5 for increasing fortuitous fault detection, resulting 
in a fully-specified external test vector V1 = <0 1 1 1 0 0>. 
Suppose that LSP-based capture safety checking () finds 
that V1 has two risky paths: Pa and Pb. From the impact 
areas (as defined in Definition 3) of Pa and Pb, internal 
impact-bits for V1 can be identified to be iib1 through iib6, 
iib10, and iib11, which are internal inputs bits that can reach 
the impact area of at least one risky path (Pa or Pb).  
The next step is to identify external impact-X-bits for V1, 
which are X-bits in C1 that can reach at least one internal 
impact-bit for V1. This can be simply done by conducting a 
static analysis on the broadcaster module to see if each X-bit 
in C1 can structurally reach at least one internal impact-bit 
for V1. However, the existence of the broadcaster often 
makes this simple method to yield inaccurate results. That is, 
an X-bit in C1 may be found not to show up at any output of 
the broadcaster when logic values at other bits in C1 are 
taken into consideration. This inaccuracy will not only 
result in the restoration of X-bits useless for reducing 
excessive LSA in impact areas but also cause significant 
test vector inflation. In order to address this issue that is 
part of Problem-1 (Sect. II. D), the procedure for broadcast-
aware impact-X-bit restoring () employs a partial 
symbolic simulation technique, called X-simulation [12]. 
In X-simulation, two types of X-symbols are propagated 
through the broadcaster module, which is a combination of 
three broadcaster copies. The initial X-bits X1, X4, and X6 in 
C1 are called primary X-symbols. Any logic function (other 
than logic inversion) that involves primary X-symbols and 
cannot resolve into a logic constant (0 or 1) creates a 
compound X-symbol.  For example,  
NAND(X1, 1, X6) = X(1, 6) 
where X(1, 6) is a compound X-symbol and (1, 6) means 
that it is originated from primary X-symbols X1 and X6. In 
addition, any non-constant logic function (other than logic 
inversion) involving primary and compound X-symbols also 
creates a compound X-symbol.  For example,  
NOR(X4, 0, X(1, 6)) = X(1, 4, 6) 
As for logic inversion, it is preserved as illustrated below: 
NAND(X1(b1, b2), 1) = 1X (b1, b2) 
By reviewing the result of X-simulation conducted for C1 
on the broadcaster module, external impact-X-bits for V1 
can be identified. For example, if 1X (b1, b2) appears on an 
internal impact-bit, then both X1 and X2 are external impact-
X-bits. As confirmed in evaluation experiments, X-
simulation-based external impact-X-bit identification can 
achieve a good balance in terms of effect and CPU time. 
After all external impact-X-bits for V1 are identified, the 
corresponding logic bits in V1 are turned into X-bits. This 
results in a new external test cube C2 = <X 1 1 1 0 X>, 
which satisfies both Condition-1 and Condition-2. 
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B. Broadcast-Aware Focused Low-LSA X-Filling 
It is clear that all X-bits in the new external test cube C2 
obtained by broadcast-aware impact-X-bit restoring () 
are related to the impact areas of the risky paths of V1. 
Therefore, low-LSA X-filling on these X-bits can reduce 
excessive LSA exactly in those impact areas in a focused 































































































Fig. 7.  Broadcast-aware focused low-LSA X-filling. 
In Fig. 7, C2 = <X 1 1 1 0 X> is applied to the circuit 
model. 3-valued simulation for C2 obtains values (0, 1, X) at 
IIBs (Internal Input Bits) and IOBs (Internal Output Bits). 
Obviously, low-LSA X-filling only needs to target an IIB-
IOB pair that has an X as either the IIB or IOB value and 
whose IIB is an internal impact-bit. The information on 
target IIB-IOB pairs is also shown in Fig. 7.  
Target IIB-IOB pairs can be classified into three types: 
Type-A (X−0/1), Type-B (0/1−X), and Type-C (X−X), as 
shown in Fig. 7. Generally, X-filling for reducing LSA in 
the impact areas of the risky paths of V1 is conducted by 
determining proper logic values for X-bits in C2 to realize 
the goal of making the one X in a Type-A/Type-B IIB-IOB 
pair to have the same logic value as the corresponding 
binary bit and making the two Xs in a Type-C IIB-IOB pair 
have the same logic value, as much as possible. 
Numerous previous low-LSA X-filling techniques have 
been proposed to realize the above goal by using the 
assignment/justification-based approach (e.g., LCP-fill [13]) 
or the signal-probability-based approach (e.g., preferred-fill 
[14]). However, these effective low-LSA X-filling 
techniques cannot be directly applied in the broadcast-scan-
based test scheme. The reason is that the first bit in a bit-
pair can no longer be directly controlled (through direct 
logic value assignment) in such a test compression scheme 
due to the existence of the broadcaster module as shown in 
Fig. 7. This means that only the justification operation is 
applicable for realizing the above goal of low-LSA X-filling 
in the broadcast-scan-based test compression scheme.  
In order to address this issue that is part of Problem-1 
(Sect. II. D), broadcast-aware focused low-LSA X-filling 
() is proposed. The detailed procedure for this technique 
is illustrated in Fig. 7, and described below: 
◆ Broadcast-Aware Focused Low-LSA X-Filling ◆ 
(1) For each internal impact-bit, identify the number of its 
reachable gates in the impact areas of risky paths. Use 
this number as its internal impact-bit weight. 
(2) Select the target IIB-IOB pair whose IIB has the largest 
internal impact-bit weight. Use the justification 
operation to make both IIB and IOB have the same 
logic value, as much as possible. 
(3) If two target IIB-IOB pairs have equal internal impact-
bit weights for their IIBs, select a target IIB-IOB pair 
in the order of Type-A→Type-B→Type-C. Type-A 
(X−0/1) as the highest priority since it requires 
justification to be conducted for an X-bit that is closer 
to the input side. This makes justification more likely 
to succeed and consume fewer X-bits in the test cube. 
(4) Repeat steps (2) and (3) until there are no more X-bits 
in the test cube. 
As confirmed in evaluation experiments, the number of 
target IIB-IOB pairs is usually not large. This fact makes 
justification-based low-LSA X-filling both feasible (i.e., 
CPU time will not be too long) and necessary (i.e., the 
LSA-reducing effect of a small number of X-bits needs to 
be maximized through deterministic justification). 
C. Compaction-Aware Uncertain-Test-Response Masking 
The rescue phase in the broadcast-RM scheme results in 
a new external test vector V2 after broadcast-aware impact-
X-bit restoring () and broadcast-aware focused low-LSA 
X-filling (). However, some risky paths may still remain 




















































































Fig. 8.  Compaction-aware uncertain-test-response masking. 
In Fig. 8, one risky path (Pb) remains. That is, an 
uncertain (possibly erroneous) output value may appear at 
the endpoint of Pb. In order to avoid undue yield loss, the 
value should be masked [8]. There are two issues due to the 
existence of the compactor: (1) masking one internal output 
may cause multiple external outputs (compactor outputs) to 
be masked, and (2) fault detection capability may decrease. 
In order to address these issues which are part of Problem-2 
(Sect. II. D), compaction-aware uncertain-test-response-
masking () is proposed. The basic ideas are as follows: 
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(1) Use the number of compactor outputs that need to be 
masked due to a risky path as its mask cost. In the 
rescue phase, try to reduce the excessive LSA in the 
impact areas of the risky paths of high mask costs. 
(2) Use X-tolerant compactors such as X-compact [15] to 
mitigate fault detection capability degradation.  
V. EVALUATION RESULTS 
The proposed broadcast-RM test generation scheme 
illustrated in Fig. 5 was implemented in C with a 
commercial test compression tool (VirtualScanTM) as the 
base ATPG with a 1:4 compression ratio. Six large ITC’99 
benchmark circuits and an industrial circuit of about 1M 
gates were used in experiments on a workstation (Intel 
Xeon 3.33 GHz CPU / 64GB main memory). 
Table I shows circuit statistics & evaluation results. Test 
costs were evaluated by test data volume, while test quality 
was evaluated by transition-delay fault coverage (FC), 
bridging coverage estimate (BCE) [16] for assessing the 
capability of detecting unmodeled structural defects (e.g., 
bridging defects), and statistical delay quality level (SDQL) 
[17] for assessing the capability of detecting unmodeled 
small-delay defects. Changes in test data volume and test 
quality metrics (FC, BCE, SDQL) are shown under “ATPG 
Results %Change”. In addition, the average number of 
LSPs per vector (Ave. # of LSPs / Vec.), the average 
number of risky paths per vector (Ave. # of Risky Paths / 
Vec.), the percentage of risky vectors (% of Risky Vec.) are 
shown under “Capture Safety Checking”; the percentage of 
impact-X-bits (% of Impact-X-Bits) and the ratio of focused 
low-LSA X-filling making risky paths into safe paths 
(Rescue Ratio (%)) are shown under “Rescue”; the average 
number of masked compactor outputs per vector (Ave. # of 
Masked Comp. Outputs / Vec.) are shown under “Mask”. 
Note that the proposed broadcast-RM test generation 
scheme always guarantees capture safety. Table I shows that 
test data volume increases in the broadcast-RM scheme due 
to test-compression-induced constraints. For comparison, 
there is virtually no change in test data volume in the basic 
RM scheme without test compression support [8]. However, 
this increase is modest and far from being excessive w.r.t. 
previous solutions [5]. It is also noteworthy that the large 
industrial circuit (dpro) caused a relatively small change in 
test data volume. In addition, the rescue success ratio for 
dpro was very high and the number of masked compactor 
outputs is very small. This favorably indicates that the 
proposed broadcast-RM test generation scheme is effective 
and scalable for large industrial circuits.  
VI. CONCLUSIONS 
This paper has presented the broadcast-RM (broadcast-
scan-based rescue-&-mask) test generation scheme for 
guaranteeing capture safety (instead of just reducing global 
capture power to some extent) in at-speed scan testing with 
broadcast-scan-based test compression. Novel compression-
aware low-power test generation techniques have been 
proposed so as to minimize the impact on test quality and 
test costs. Current evaluation results demonstrate the 
effectiveness and scalability of the broadcast-RM test 
generation scheme. Future work will be focused on fine-
turning the proposed techniques to further reduce test 
vector count inflation, more evaluations will be conducted 
on industrial circuits. 
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(with guaranteed capture safety)
ATPG Result (Baseline) ATPG Result (% Change)
2.49
0.68
5.58
0.39
3.95
2.16
2.46
+0.55
+0.43
+0.26
+0.35
+0.30
−0.07
+0.47
0.08
0.02
0.13
0.09
0.32
0.60
0.03
2267
8016
64,837
681
1,262
1,264
55,688
82.8
78.0
76.0
80.9
83.1
81.4
83.1
1,415
3,320
6,130
490
490
735
99,836
0.85
0.88
1.3
2.8
8.8
26.0
44.0
40
99
196
16
17
23
967
b17
b18
b19
b20
b21
b22
dpro
39.3
46.6
45.6
43.1
42.9
44.2
35.1
1358.4
1292.8
3329.1
282.3
187.8
255.7
1383.0
+7.14
+9.88
+7.69
+9.93
+10.11
+9.57
+7.69
+0.57
+0.86
+0.39
+0.05
+0.47
+0.45
+0.93
+0.16
+1.00
+0.29
+0.30
−0.16
+0.01
+3.17
0.32
0.29
5.38
0.29
3.74
1.63
0.25
0.59
0.38
0.90
0.92
3.48
6.70
0.39
31.08
20.40
29.59
32.96
36.96
16.29
16.98
0.00
0.00
0.00
13.33
0.00
1.85
60.00
 
 
